

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((dummy wiring)<in>metadata)"

Your search matched 3 of 1568664 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☒ e-mail

» Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

 [Select All](#) [Deselect All](#)

- ☒ 1. Automatic Josephson-transmission-line routing for single-flux-quantum cell-based logic circuit
Kameda, Y.; Yorozu, S.;
[Applied Superconductivity, IEEE Transactions on](#)
Volume 13, Issue 2, Part 1, June 2003 Page(s):519 - 522
Digital Object Identifier 10.1109/TASC.2003.813922
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(552 KB) IEEE JNL
[Rights and Permissions](#)

- ☐ 2. Coupling-aware Dummy Metal Insertion for Lithography
Liang Deng; Martin D. F. Wong; Kai-Yuan Chao; Hua Xiang;
[Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific](#)
Jan. 2007 Page(s):13 - 18
Digital Object Identifier 10.1109/ASPDAC.2007.357785
[AbstractPlus](#) | Full Text: [PDF](#)(191 KB) IEEE CNF
[Rights and Permissions](#)

- ☐ 3. BEOL process integration technology for 45 nm node porous low-k/copper interconnects
Matsunaga, N.; Nakamura, N.; Higashi, K.; Yamaguchi, H.; Watanabe, T.; Akiyama, K.; Nakao, S.;
H.; Omoto, S.; Sakata, A.; Katata, T.; Kagawa, Y.; Kawashima, H.; Enomoto, Y.; Hasegawa, T.; Sh
[Interconnect Technology Conference, 2005. Proceedings of the IEEE 2005 International](#)
6-8 June 2005 Page(s):6 - 8
[AbstractPlus](#) | Full Text: [PDF](#)(203 KB) IEEE CNF
[Rights and Permissions](#)

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IE



Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(['dummy wiring' <and> hole)<in>metadata)"

☐ e-mail

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

(['dummy wiring' <and> hole)<in>metadata)

 ☐ Check to search only within this results set

» Key

Display Format:



Citation



Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IE

[Sign in](#)

Google [Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)
"dummy wiring" [Advanced Search](#)
[Preferences](#)

Web

Results 1 - 10 of about 814 for "**dummy wiring**". (0.16 seconds)

Semiconductor device having a multilayered wiring structure with ...

The present invention is characterized in that a **dummy wiring** is provided between wirings constituting a multi-layered wiring, when an electric connection ...

www.patentstorm.us/patents/5442236-claims.html - 20k - [Cached](#) - [Similar pages](#)

Multilayered wiring substrate with dummy wirings in parallel to ...

a dummy through hole extending in said stacking direction, disposed adjacent to said **dummy wiring** on the side on which said signal wiring group is present; ...

www.patentstorm.us/patents/6630627-claims.html - 18k - [Cached](#) - [Similar pages](#)

[[More results from www.patentstorm.us](#)]

Semiconductor device with **dummy wiring** layers - Patent 6504254

A semiconductor device 100 has wiring layers 20a and 20b and a plurality **dummy wiring** sections 30 provided at the same level where the wiring layers 20a and ...

www.freepatentsonline.com/6504254.html - 40k - [Cached](#) - [Similar pages](#)

Method of designing **dummy wiring** - Patent 6253362

Wiring of a non-uniform density is laid out on a chip. Then, the chip is virtually divided into a plurality of sub chips. The wiring density of each sub ...

www.freepatentsonline.com/6253362.html - 37k - [Cached](#) - [Similar pages](#)

[[More results from www.freepatentsonline.com](#)]

[PDF] Mechanism of Moisture Uptake Induced Via Failure and its Impact on ...

File Format: PDF/Adobe Acrobat

density close to via and **dummy wiring** pattern area size. strongly affect via resistance ...

upper metal connected the vias to **dummy wiring** on the via ...

ieeexplore.ieee.org/iel5/10701/33791/01609301.pdf - [Similar pages](#)

[PDF] BEOL Process Integration Technology for Node Porous Low-WCopper ...

File Format: PDF/Adobe Acrobat

Dummy wiring pattern was also adopted to remove. moisture absorbed in porous low-k films. ... **dummy wiring** pattern for enhancing outgas from the ...

ieeexplore.ieee.org/iel5/10023/32167/01499903.pdf?arnumber=1499903 - [Similar pages](#)

[[More results from ieeexplore.ieee.org](#)]

Computex Taipei 2006

ADP-2042DIN(R), DIN rail mounted wiring board matched MPC-2042/3042, General output:

8 relays. 6. JD50095, DIN rail mounted **dummy wiring** board (for JF2) ...

www.computex.biz/computex2006/productnews_skeleton.asp?index=26977 - 24k -

[Cached](#) - [Similar pages](#)

esp@cenet document view

CONSTITUTION: The starting film of scanning line is patterned, **dummy wiring** 301 of 1st layer in the shape of, rectangular pole not to be connected ...

v3.espacenet.com/textdoc?DB=EPODOC&IDX=KR100383163B&F=0 - 36k -

[Cached](#) - [Similar pages](#)

Toshiba : Press Releases 7 December, 2005

In seeking improved low-k film technology, Toshiba and Sony enhanced the quality of the

low-k film by appropriately allocating **dummy wiring** to improve ...
www.toshiba.co.jp/about/press/2005_12/pr0701.htm - 10k - [Cached](#) - [Similar pages](#)

[EP949572 Nippon european software patent - Arranging/wiring method ...](#)
[0044] Further in this case, the arranging the first **dummy wiring** line includes ... In this
step, since the above-explained virtual **dummy wiring** line 3 is ...
gauss.ffii.org/PatentView/EP949572 - 96k - [Cached](#) - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

©2007 Google - [Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

[Sign in](#)

Google

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

"dummy wiring" "dummy via hole"

Search

[Advanced Search](#)
[Preferences](#)

Web

Results 1 - 6 of 6 for "**dummy wiring**" "**dummy via hole**". (0.46 seconds)

Tip: Try removing quotes from your search to get more results.

Semiconductor device - Patent 20040222531

A semiconductor device according to claim 10, wherein a **dummy wiring** connected to ...
and a dummy via buried in a **dummy via hole** formed in the interlayer ...

www.freepatentsonline.com/20040222531.html - 41k - [Cached](#) - [Similar pages](#)

Semiconductor device - Patent 6989583

A semiconductor device according to claim 9, wherein the **dummy wiring** layer connected
to ... a dummy via buried in a **dummy via hole** formed in the interlayer ...

www.freepatentsonline.com/6989583.html - 44k - [Cached](#) - [Similar pages](#)

[[More results from www.freepatentsonline.com](#)]

Semiconductor device - US Patent 7067919

3, a **dummy wiring** 41 is provided in the non-forming region of the first wiring 36, and the
dummy via hole 38b is formed to reach this **dummy wiring** 41. ...

www.patentstorm.us/patents/7067919-description.html - 78k - [Cached](#) - [Similar pages](#)

Semiconductor device

The dummy damaged regions 15b are formed by forming a **dummy via hole** in the ...
Likewise, **dummy wiring** grooves are formed in the interlayer insulation film ...

www.patentopedia.us/latch_assembly/semiconductor.html - 51k - Supplemental Result -
[Cached](#) - [Similar pages](#)

Semiconductor device patent invention

That is, each of the Cu via wirings 15 is provided as a so-called sacrificial wiring (**dummy wiring**, continuous sacrificial via layer). ...

www.freshpatents.com/Semiconductor-device-dt20070111ptan20070007618.php?type=description - 80k - Supplemental Result - [Cached](#) - [Similar pages](#)

Semiconductor chip capable of suppressing cracks in the insulating ...

The pattern of each **dummy via hole** is indicated by a rectangular frame with a cross mark.
The right portion of FIG. 5A shows **dummy wiring** patterns with the ...

www.wikipatents.com/5885857.html - 146k - [Cached](#) - [Similar pages](#)

In order to show you the most relevant results, we have omitted some entries very similar to the 6 already displayed.

If you like, you can repeat the search with the omitted results included.

"dummy wiring" "dummy via hole"

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

©2007 Google - [Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

[Sign in](#)

[Google](#)

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

"dummy wiring" "dummy via hole" state param

[Advanced Search](#)
[Preferences](#)

Web

Results 1 - 1 of 1 for "**dummy wiring**" "**dummy via hole**" **state parameter**. (0.20 seconds)

Tip: Try removing quotes from your search to get more results.

[Simulation circuit pattern evaluation method, manufacturing method ...](#)

Incidentally, in the case of the "existence of **dummy via hole**," the states ... number of times in the respective **parameters** to make an orthogonal **state**, ...

www.freepatentsonline.com/20050075854.html - 62k - [Cached](#) - [Similar pages](#)

"dummy wiring" "dummy via hole" st

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied?](#) [Help us improve](#)

©2007 Google - [Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

[Sign in](#)

[Google](#)

[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

"dummy wiring" "dummy via hole" state

[Search](#)

[Advanced Search](#)
[Preferences](#)

Web

Results 1 - 2 of 2 for "**dummy wiring**" "**dummy via hole**" state. (0.08 seconds)

Tip: Try removing quotes from your search to get more results.

Solid-state imaging device - Patent EP1396888

The solid-state imaging device according to claim 11, wherein said **dummy wiring** layer and said metal wiring layer are commonly provided. ...

www.freepatentsonline.com/EP1396888.html - 57k - [Cached](#) - [Similar pages](#)

Simulation circuit pattern evaluation method, manufacturing method ...

3F, a wiring trench 3A, a **dummy wiring** trench group 3B, lead-out wiring trenches 3C, electrode pad trenches 3D and 3E, a via hole 3F, a **dummy via hole** 3G, ...

www.freepatentsonline.com/20050075854.html - 62k - [Cached](#) - [Similar pages](#)

[[More results from www.freepatentsonline.com](#)]

In order to show you the most relevant results, we have omitted some entries very similar to the 2 already displayed.

If you like, you can repeat the search with the omitted results included.

"dummy wiring" "dummy via hole" st

[Search](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

©2007 Google - [Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	8	("5442236" "6630627" "6504254" "6253362").pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:39
L2	4	("5442236" "6630627" "6504254" "6253362").pn.	USPAT	OR	ON	2007/05/16 19:39
L3	1066	dummy adj wiring	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:48
L4	170	I3 and (dummy with hole)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:48
L5	47	I3 and (dummy with via with hole)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:40
L6	25	I5 and state	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:45
L7	3	I6 and parameter	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:45
L8	1	I6 and (parameter same state)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:45
L9	64	I4 and state	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:45
L10	5	I9 and parameter	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:46

EAST Search History

L11	1	I10 and (parameter same state)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:45
L12	2	I10 not I7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:46
L13	3	sacrificial adj wiring	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:48
L14	1	I13 and (hole)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 19:49
L15	0	I14 and (state or parameter)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 20:13
L16	25	I5 and (state)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 20:13
L17	0	I16 and ((bar adj state) or (cross adj state))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 20:14
L18	3	I16 and ((bar with state) or (cross with state))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 20:21
L19	1	I2 and (via adj hole)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/05/16 20:21